

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

#8/ Affidavit
RECEIVED
J.H. Fischer
FEB 21 2003
TECHNOLOGY CENTER
2/26/03

Patent Application

Applicant(s): Jonathan H. Fischer
Case: 41
Serial No.: 10/002,028
Filing Date: November 15, 2001
Group: 2828
Examiner: Leith A. Al-Nazer

Title: Optical Source Driver with Improved Input Stage

AFFIDAVIT UNDER 37 C.F.R. §1.131

I, the undersigned, hereby declare and state as follows:

1. I am the sole inventor of the invention described and claimed in the above-referenced U.S. patent application.

2. On or about January 24, 2001, I prepared a description of the invention, relating to an optical source driver with an improved input stage, that is the subject of the above-referenced application. I initialed and dated the description. I included in the description a number of computer-generated schematic diagrams, which are dated January 24, 2001. A copy of the description is attached hereto as Exhibit 1.

3. The description in Exhibit 1 evidences conception of an invention falling within one or more of the claims of the application.

4. I continued to work on the invention in the spring and early summer of 2001.

5. In the early summer of 2001, I brought the invention to the attention of the legal department of Agere Systems Inc. ("Agere") for consideration for possible patent protection.

6. Agere subsequently engaged an outside counsel patent attorney, Joseph B. Ryan of Ryan, Mason & Lewis, LLP, to prepare and file a patent application on the invention. In the late summer and fall of 2001, I worked with Mr. Ryan in preparing the application, and the application was filed on November 15, 2001.

7. All statements made herein of my own knowledge are true, and all statements made on information and belief are believed to be true.

8. I understand that willful false statements and the like are punishable by fine or imprisonment, or both, under 18 U.S.C. §1001, and may jeopardize the validity of the application or any patent issuing thereon.

Date: FEB. 7, 2003

Jonathan H. Fischer
Jonathan H. Fischer


MOS DIFF PAIR INPUT FOR THE CLOCK DRIVER

J.H. FISCHER

1/24/2001

SUMMARY: BY GOING TO A UNITY GAIN INPUT DIFFERENTIAL PAIR, THE CMOS DEVICES ARE SMALL ENOUGH NOT TO LIMIT CIRCUIT SPEED WHILE AVOIDING THE 2V DIFFERENTIAL INPUT VOLTAGE CONSTRAINT WITH A 5.6μ BIPOLAR INPUT STAGE.





CONSTRAINTS: DIFF PAIR TO STEER $> 0.9 \times I_T$ WITH $V_{in} = \pm 0.1V$

$$v_{in} = V_{gs1} - V_{gs2}$$

$$V_{gs} = V_T + \sqrt{\frac{2I}{K_P \frac{W}{L}}}$$

$$= V_T + \sqrt{\frac{2I\alpha}{K_P \frac{W}{L}}} - V_T - \sqrt{\frac{2I(1-\alpha)}{K_P \frac{W}{L}}}$$

$$v_{in} = \sqrt{\frac{2I}{K_P \frac{W}{L}}} \left[\sqrt{\alpha} - \sqrt{1-\alpha} \right]$$

$\underbrace{\hspace{10em}}_{b}$

FIG. 1 SHOWS A PLOT OF $b = \sqrt{\alpha} - \sqrt{1-\alpha}$

FIG. 2 IS AN EXPANDED VIEW OF THE REGION WHERE 90% OF I IS STEERED TO ONE LEG.

$$\left. \begin{array}{l} b(0.1) = -0.632 \\ b(0.9) = 0.632 \end{array} \right\} \text{POINT TAKEN FROM SPICE CALCULATION} \\ \text{WHERE } \alpha = 0.1, 0.9 \text{ RESPECTIVELY,}$$



2/

$$V_{in} = 0.632 \sqrt{\frac{2I}{k_p \frac{W}{L}}} \quad \text{TO STEER 90\% OF } I \text{ TO ONE SIDE OF THE DIFFERENTIAL PAIR} \quad (1)$$

EQU (1) CAN NOW BE REARRANGED TO FIND $\frac{W}{L}$ FOR A GIVEN I & V_{in}

$$V_{in}^2 = \left[0.632\right]^2 \frac{2I}{k_p \frac{W}{L}}$$

$V_{in} = 100 \text{ mV}$ TO MEET OPTO SINGLE-ENDED DRIVE SPEC OF 100 mV PEAK

$$\begin{aligned} \frac{W}{L} &= \frac{2I}{k_p} \frac{[0.632]^2}{V_{in}^2} \\ &= \frac{2[400 \mu\text{A}]}{[180 \mu\text{A/V}^2][0.1\text{V}]^2} \end{aligned}$$

$$\frac{W}{L} = \frac{8}{0.01} = 800$$

FOR $L = 0.32 \mu\text{m}$ [$L_{eff\max} = 0.36$ AFTER PROCESSING]

$$W \geq 800 \times 0.36 \mu\text{m}$$

$$W \geq 288 \mu\text{m}$$

NOTE: IF $V_{in\min}$ WAS 200 mV, W_{\min} WOULD BE $\frac{1}{4}$ THIS SIZE (72 μm FOR 200 mV INPUT VOLTAGE).

Fig. 3 show the first test circuit.

AS CAN BE SEEN IN FIG 4, THE PARASITIC CAPITANCE FROM $m119m12$ KILLED THE RESPONSE. THE TIME CONSTANT IS ≈ 4 CLOCK PERIODS [AT 2.5 GHz].

TAKING A DIFFERENT VIEW, THE INPUT DIFF AMP SERVES TWO KEY FUNCTIONS; 1, ISOLATE THE SECOND AMP FROM THE INPUT COMMON MODE SIGNAL SO THE STAGE CAN



USE THE LEVEL SHIFTING DIODE, Q10, TO ELIMINATE ONE SET OF EMITTER FOLLOWERS IN THE CLOCK DRIVER OUTPUT STAGE [REDUCE COMMON MODE RINGING]

2/ IF POSSIBLE, USE CMOS INPUTS TO ALLOW RAIL-TO-RAIL INPUT SWING WITHOUT RISKING BI-POLAR EMITTER-BASE BREAK DOWN, THE CMOS INPUTS ALSO OPEN UP THE POSSIBILITY OF USING A STANDARD ESD PROTECTION.

SINCE THE BULK OF ANY SIGNAL GAIN CAN BE LEFT TO THE Q8-Q9 DIFF PAIR, REDUCE THE WIDTH OF M11 & M12 FOR UNITY DIFFERENTIAL GAIN. ^{FOR A 100mV} RECALL THAT THE ONLY REASON THE FIRST DIFF PAIR WAS ADDED TO THE CLOCK BUFFER WAS TO PROVIDE THE SECOND AMP WITH A WELL KNOWN COMMON MODE SIGNAL THAT IS 1-V BELOW THE ONE DIFF AMP CASE.

THE Z417K4A 2.5Gb/s TRANSCIVER SPECIFICATION:

CML INPUT SIGNAL RANGE: 300mV_{p-p} [150mV_{peak}] TO 1.6V_{p-p} [0.8V_p]
DIFFERENTIAL
AND 150mV_{p-p} [75mV_{peak}] TO 800mV_{p-p} [0.4V_p]
SINGLE-ENDED - SYSTEM SPEC ONLY
GUARANTEED FOR DIFFERENTIAL INPUT.

FOCUSING ON THE SMALL ^{DIFF} DRIVE CASE,

FIG. 5 SHOWS THE RESPONSE FOR 100mV_{PEAK} DRIVE WITH M11 & M12 SCALED DOWN TO $\frac{24}{0.32}$. THE DIFF PAIR ONLY

STEERS $\frac{1}{3}$ THE TAIL CURRENT INSTEAD OF >90%. FOR THE ORIGINAL DEVICE SIZES. STILL, IT LOOKS TO BE GOOD ENOUGH.

FIG. 6 SHOWS THE RESPONSE WITH M11 & M12 REDUCED TO $\frac{20m}{0.32m}$. NOW THE SECOND DIFF PAIR OUTPUT WAS REDUCED BY 39% FROM THAT IN FIG. 5. FOR NOW, KEEP M11 = M12 = $\frac{24m}{0.32m}$. FIG. 7 SHOWS THE REVISED SCHEMATIC.

NORMALIZED PLOT OF DIFF PAIR BRANCH CURRENT V.S. INPUT VOLTAGE.






FIG. 1




FEB 19 2003
PATENT & TRADEMARK




IB = 200 uA for Tj = 125C

Fig. 3

LTCH: 0 - BYPASS FF, SHUT DOWN CLOCK BUFF
1 - FF USED, BUFFER ACTIVE



Celerity 2.8.3 RAN 01/24/2001 AT 14:39:22 S# 2873 125 DEG C
wc slow, VCC=2.8, cp included, IBMOD=60mA, f_i in, clkIn3 $m_{11} \approx m_{12} = \frac{2.8g}{0.32}$



$\tau \approx 1NS$ FOR INPUT STAGE
Fig. 4



Celerity 2.8.3 RAN 01/24/2001 AT 15:40:18 S# 3305 125 DEG C
wc slow, VCC=2.8, ckin3 (M11, M12 = 24/0.32) VIN=100mV peak diff.





Fig. 5

Celerity 2.8.3 RAN 01/24/2001 AT 17:50:19 S# 3551 125 DEG C
 wc slow, VCC=2.8, clkIn3 (M11, M12 = 20/0.32) VIN=100mV peak diff.



F16.6







FIG. 7

LTCH: 0 - BYPASS FF, SHUT DOWN CLOCK BUFFE
1 - FF USED, BUFFER ACTIVE